








40G QSFP 10km Duplex LC



Features:

- ♦ 4 CWDM lanes MUX/DEMUX design
- ♦ Up to 11.2Gbps per channel bandwidth
- → Aggregate bandwidth of > 40Gbps
- ♦ Duplex LC connector
- ♦ Compliant with 40G Ethernet IEEE802.3ba and 40GBASE-LR4 Standard
- ♦ QSFP MSA compliant
- ♦ Up to 10 km transmission
- ♦ Compliant with QDR/DDR Infiniband data rates
- ♦ Single +3.3V power supply operating
- ♦ Temperature range 0°C to 70°C
- ♦ RoHS Compliant Part

Applications:

- ♦ Rack to rack
- Data centers Switches and Routers
- ♦ Metro networks
- ♦ Switches and Routers
- ♦ 40G BASE-LR4 Ethernet Links

Description:

The ETQPL10D is a transceiver module designed for 10Km optical communication applications. The design is compliant to 40GBASE-LR4 of the IEEE P802.3ba standard. The module converts 4 inputs channels (ch) of 10Gb/s electrical data to 4 CWDM optical signals, and multiplexes them into a single channel for 40Gb/s optical transmission. Reversely, on the receiver side, the module optically de-multiplexes a 40Gb/s input into 4 CWDM channels signals, and converts them to 4 channel output electrical data.

The central wavelengths of the 4 CWDM channels are 1271, 1291, 1311 and 1331 nm as members of the CWDM wavelength grid defined in ITU-T G694.2. It contains a duplex LC connector for the optical interface and a 38-pin connector for the electrical interface. To minimize the optical dispersion in the long-haul system, single-mode fiber (SMF) has to be applied in this module.



The product is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference. The module operates from a single +3.3V power supply and LVCMOS/LVTTL global control signals such as Module Present, Reset, Interrupt and Low Power Mode are available with the modules. A 2-wire serial interface is available to send and receive more complex control signals and to obtain digital diagnostic information. Individual channels can be addressed and unused channels can be shut down for maximum design flexibility.

The ETQPL10D is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference. The module offers very high functionality and feature integration, accessible via a two-wire serial interface.

Absolute Maximum Ratings

Parameter	Symbol	Min.	Typical	Max.	Unit
Storage Temperature	Ts	-40		+85	°C
Supply Voltage	V _{cc} T, R	-0.5		4	V
Relative Humidity	RH	0		85	%

Recommended Operating Environment:

Parameter	Symbol	Min.	Typical	Max.	Unit
Case operating Temperature	Tc	0		+70	°C
Supply Voltage	V _{CCT, R}	+3.13	3.3	+3.47	V
Supply Current	Icc			1000	mA
Power Dissipation	PD			3.5	W

Electrical Characteristics (T_{OP} = 0 to 70 °C, VCC = 3.13 to 3.47 Volts

Parameter	Symbol	Min	Тур	Max	Unit	Note
Data Rate per Channel		-	10.3125	11.2	Gbps	
Power Consumption		-	2.5	3.5	W	
Supply Current	Icc		0.75	1.0	Α	
Control I/O Voltage-High	VIH	2.0		Vcc	٧	
Control I/O Voltage-Low	VIL	0		0.7	V	
Inter-Channel Skew	TSK			150	Ps	
RESETL Duration			10		Us	
RESETL De-assert time				100	ms	
Power On Time				100	ms	



Transmitter						
Single Ended Outpul Voltage Tolerance		0.3		4	V	1
Common mode Voltage Tolerance		15			mV	
Transmit Input Diff Voltage	VI	150		1200	mV	
Transmit Input Diff Impedance	ZIN	85	100	115		
Data Dependent Input Jitter	DDJ		0.3		UI	
Receiver						
Single Ended Output Voltage		0.3		4	V	
Tolerance		0.5		4	V	
Rx Output Diff Voltage	Vo	370	600	950	mV	
Rx Output Rise and Fall Voltage	Tr/Tf			35	ps	1
Total Jitter	TJ		0.3		UI	

Note:

1. 20~80%

Optical Parameters(TOP = 0 to 70 °C, VCC = 3.0 to 3.6 Volts)

Parameter	Symbol	Min	Тур	Max	Unit	Ref.	
Transmitter							
	LO	1264.5	1271	1277.5	nm		
	L1	1284.5	1291	1297.5	nm		
Wavelength Assignment	L2	1304.5	1311	1317.5	nm		
	L3	1324.5	1331	1337.5	nm		
Side mode Suppression Ratio	SMSR	30	-	-	dB		
Total Average Launch Power	PT	-	-	8.3	dBm		
Average Launch Power, each Lane		-7	-	2.3	dBm		
Difference in Launch Power between any two Lanes (OMA)		-	-	6.5	dB		



Lane	lBm
Launch Power in OMA minus Transmitter and Dispersion Penalty -4.8 - d (TDP), each Lane	lBm
TDP, each Lane TDP 2.3	dB
Extinction Ratio ER 3.5	dB
Transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3} {0.25, 0.4, 0.45, 0.25, 0.28, 0.4}	
Optical Return Loss Tolerance - 20	dB
Average Launch Power OFF Transmitter, each Lane Poff d	lBm
Relative Intensity Noise Rin -128 dB	B/HZ 1
Optical Return Loss Tolerance - 12 c	dB
Receiver	
Damage Threshold THd 3.3 d	lBm 1
Average Power at Receiver Input, each Lane R -13.7 2.3 d	lBm
Receiver Power (OMA), each Lane 3.5	dB
Receive Electrical 3 dB upper Cut off Frequency, each Lane	GHz
RSSI Accuracy -2 2 0	dB
Receiver Reflectance Rrx -26	dB
Receiver Power (OMA), each Lane - 3.5 d	lBm
Stressed Receiver Sensitivity in OMA, each Lane	lBm
Receiver Sensitivity, each Lane SR11.5 d	lBm
Difference in Receive Power between any two Lanes (OMA)	dB
Receive Electrical 3 dB upper Cutoff Frequency, each Lane	GHz
LOS De-Assert LOS _D -15 d	lBm
LOS Assert LOS _A -30 d	lBm
LOS Hysteresis LOS _H 0.5	dB

Note

1. 12dB Reflection



Timing for Soft Control and Status Function

Peremeter				
Parameter	Symbol	Max	Unit	Conditions
Initialization Time	t_init	2000	ms	Time from power on1, hot plug or rising edge of Reset until the module is fully functional2
Reset Init Assert Time	t_reset_init	2	μs	A Reset is generated by a low level longer than the minimum reset pulse time present on the ResetL pin.
Serial Bus Hardware Ready Time	t_serial	2000	ms	Time from power on1 until module responds to data transmission over the 2-wire serial bus
Monitor Data Ready Time	t_data	2000	ms	Time from power on1 to data not ready, bit 0 of Byte 2, deasserted and IntL asserted
Reset Assert Time	t_reset	2000	ms	Time from rising edge on the ResetL pin until the module is fuly functional 2
LP Mode Assert Time	ton LPMode	100	μς	Time from assertion of LPMode (Vin:LPMode =Vih) until module Power consumption enters lower Power Leve
IntL Assert Time	ton_IntL	200	ms	Time from occurrence of condition triggering IntL unti Vout:IntL = Vol
IntL Deassert Time	toff_IntL	500	μs	toff_IntL 500 µs Time from clear on read3 operation of associated f ag until Vout: ntL = Voh. This includes deassert times for Rx LOS,
Rx LOS Assert Time	ton_los	100	ms	Tx Fault and other flag bits. Time from Rx LOS state to Rx LOS bit set and IntL asserted
Fag Assert Time	ton_flag	200	ms	Time from occurrence of condition triggering flag to associated flag bit set and IntL asserted
Mask Assert Time	ton mask	100	ms	Time from mask bit set4 until associated ntL assertion is inhibited
Mask Deassert Time	toff mask	100	ms	Time from mask bit cleared 4 until associated IntlL operation resumes
ModSelL Assert Time	ton ModSel L	100	μs	Time from assertion of ModSelL until module responds to data transmission over the 2 wire serial bus
ModSel L Deassert Time	toff_ModSel L	100	μs	Time from deassertion of ModSel Lunti the module does not respond to data transmission over the 2-wire seria bus
Power over ride or Power-set Assert Time	ton_Pdown	100	ms	Time from P_Down bit set 4 until module power consumption enters lower Power Level
Power_over-ride or Power set De assert Time	toff Pdown	300	ms	Time from P_Down bit cleared 4 until the module is fully functional3



Note:

- 1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum specified value
- 2. Fully functional is defined as IntL asserted due to data not ready bit, bit 0 byte 2 de-asserted.
- 3. Measured from falling c ockedge after stop bit of read transaction.
- 4. Measured from falling c ockedge after stop bit of write transaction.

Transceiver Block Diagram




Figure 1: 40Gb/s QSFP IR4 Transceiver Block Diagram

Pin Assignment




Diagram of Host Board Connector Block Pin Numbers and Name



Pin Description


Pin	Logic	Symbol	Name/Description	Ref.
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data output	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Output	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Output	
7		GND	Ground	1
8	LVTTL I	ModSelL	Module Select	
9	LVTTL-I	ResetL	Module Reset	
10		VccRx	+3.3V Power Supply Receiver	2
11	LVCMOS-I/O	SCL	2-Wire Serial Interface Clock	
12	LVCMOS-I/O	SDA	2-Wire Serial Interface Data	
13		GND	Ground	1
14	CML-O	Rx3p	Receiver Inverted Data Output	
15	CML-O	Rx3n	Receiver Non-Inverted Data Output	
16		GND	Ground	1
17	CML O	Rx1p	Receiver Inverted Data Output	
18	CML-O	Rx1n	Receiver Non-Inverted Data Output	
19		GND	Ground	1
20		GND	Ground	1
21	CML-O	Rx2n	Receiver Inverted Data Output	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Ground	1
24	CML-O	Rx4n	Receiver Inverted Data Output	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Ground	1
27	LVTTL-O	ModPrsL	Module Present	
28	LVTTL O	IntL	Interrupt	
29		VccTx	+3.3V Power Supply Transmitter	2
30		Vcc1	+3.3V Power Supply	2
31	LVTTL-I	LPMode	Low Power Mode	
32		GND	Ground	1
33	CML-I	Тх3р	Transmitter nverted Data Output	
34	CML-I	Tx3n	Transmitter Non-Inverted Data Output	
35		GND	Ground	1
36	CML-I	Тх1р	Transmitter nverted Data Output	
37	CML-I	Tx1n	Transmitter Non-Inverted Data Output	
38		GND	Ground	1



Notes:

- GND is the symbol for single and supply(power) common for QSFP modules, All are common within the QSFP module and all module voltages are referenced to this potential otherwise noted. Connect these directly to the host board signal common ground plane. Laser output disabled on TDIS >2.0V or open, enabled on TDIS <0.8V.
- VccRx, Vcc1 and VccTx are the receiver and transmitter power suppliers and shall be applied
 concurrently. Recommended host board power supply filtering is shown below. VccRx, Vcc1 and VccTx
 may be internally connected within the QSFP transceiver module in any combination. The connector
 pins are each rated for maximum current of 500mA.

Recommended Circuit



ENTA SOURCE reserves the right to make changes to the products or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such products or information. Published by ENTA SOURCE Co., Ltd.

Copyright © ENTA SOURCE All Rights Reserved.

